



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/075,917	02/13/2002	Kenneth Elmon Koch III	46872.269148 (UNCC 2001-0	1717
44231 7590 07/25/2007 KILPATRICK STOCKTON LLP - 46872 J. STEVEN GARDNER 1001 WEST FOURTH STREET WINSTON-SALEM, NC 27101			EXAMINER PAN, DANIEL H	
			ART UNIT 2183	PAPER NUMBER
			MAIL DATE 07/25/2007	DELIVERY MODE PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 10/075,917	Applicant(s) KOCH, KENNETH ELMON	
	Examiner Daniel Pan	Art Unit 2183	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 14 May 2007.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1,3-7 and 9-27 is/are pending in the application.
- 4a) Of the above claim(s) 2,8 and 28-45 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,3-7 and 9-27 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 13 February 2002 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date <u>10/28/05</u> . | 6) <input checked="" type="checkbox"/> Other: <u>Blank IDS on 02/13/02</u> . |

Art Unit: 2183

1. Claims 1, 3-7,9-27 are presented for examination. Claims 2,8, 28-45 have been canceled. TD field on 05/18/078 has been received. The IDS on 02/13/02 is a blank form. Applicant is suggested to clarify the issue next response.

2. Claim 1 is rejected under 35 U.S.C. 112, second paragraph, as being incomplete for omitting essential structural cooperative relationships of elements, such omission amounting to a gap between the necessary structural connections. See MPEP § 2172.01. The omitted structural cooperative relationships are: the interrelation of the instruction register , the next operation address register and the OR address register. No clear defined language regarding the relation of these elements can be found in the claim.

3. Claims 1, 3-7,9-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Saldanha et al. (5,682,519) in view of Serlet (4,792,909).

4. As to claims 1, 21, Saldanha taught a processor comprising at least :

a) a Boolean logic circuit (see fig.5) , wherein the Boolean logic unit is operable for performing the short circuit evaluation of Conjunctive Normal Form Boolean expressions/operations (see AND gate, see the short circuited AND in col.7, lines 53-65, see for Boolean expression);

b) a plurality of input/output interfaces (see fig.5) , wherein the plurality of input/output interfaces are operable for receiving plurality of compiled Boolean expressions/operations and transmitting a plurality of compiled results, and a plurality of

Art Unit: 2183

registers (see Boolean expressions and compiled result in col.4, lines 48-67, col.5, lines 1-57, see also figs.4 , 7,8 for the input/output connections, see also the simulation of logic properties of the circuit and the Boolean expressions in col.2, lines 36-67 for background).

5. As to the feature of "dynamically" performing short circuit evaluation in claim 1, Saldanha also taught that his system was run on Sun Unix operating system , and the low power synthesis module (see algorithm used for low power short circuit in col.5, lines 60-67, col.6, lines 1-14) was part of Sequential Interactive System software (see col.5, lines 45-52). From the above , it can be seen easily that Saldanha's short circuit evaluation (for purpose of low power) was based on interactive software, and an interactive software , as already known in the art, was able to respond whenever the user's request occurred, and therefore, it was dynamic. Saldanha did not explicitly characterize his system as "dynamic", but due to the interactive nature of the software, it was dynamic. As to the "dynamically performing the short-circuit evaluation of Conjunctive Normal Form Boolean expression/operations" set forth in applicant's remarks on 05/14/07, Saldanha taught an interactive software used to design the physical circuit (see col.5, lines 45-52). It is clear that the interactive software can accept user input requirements for designing the circuit. Applicant is claiming a "static circuit" (see claim 1, line 2). No "dynamic circuit" can be found in applicant's claim. As to the "dynamically performing" the evaluation of the conjunctive operations, Saldanha taught a Boolean logic circuit (see fig.5) , wherein the Boolean logic unit is operable for

Art Unit: 2183

performing the short circuit evaluation of Conjunctive Normal Form Boolean expressions/operations (see AND gate, see the short circuited AND in col.7, lines 53-65, see for Boolean expression). And, Saldanha also taught that his system was run on Sun Unix operating system , and the low power synthesis module (see algorithm used for low power short circuit in col.5, lines 60-67, col.6, lines 1-14 was part of Sequential Interactive System software (see col.5, lines 45-52). If the interactive nature of the software were not "dynamic" , what else would be dynamic ?

6. As to the applicant's remark that applicant's Boolean logic circuit eliminates evaluations when the inputs dictate that the overall result of the expression or conjunct can be short-circuited, eliminating evaluations of a circuit had been known (see the pertinent art cited and not being used for the time being , but it will be presented upon applicant's contest). Nevertheless, no elimination of the evaluations can be found in claim 1. Applicant is reminded that unclaimed features cannot be used to overcome the prior art (e.g. see CCPA In re Lundenberg & Zuschlag, 113, USPQ 530, 534 (1957)). Nevertheless, Saldanha is also directed to the reduction of the circuit nodes or components (see col.6, lines 6-48), therefore, it eliminated the evaluation of the circuit.

7. As to the static feature in claim 1, Saldanha did not specifically show that his Boolean circuit was static as claimed. However, Serlet taught a system for generating a static Boolean circuit (see col.2, lines 38-42, see also col.5, lines 20-68, col.6, lines 1-32

Art Unit: 2183

for the details of the combinational logic of the CMOS circuit). It would have been obvious to one of ordinary skill in the art to use Serlet in Saldanha for including the Boolean static circuit as claimed because the use of Serlet could provide Saldanha the ability to replace the circuit elements with alternative logic gates, such as a static circuit, and therefore increasing the ability to adaptability of the system, and because Saldanha also taught a CMOS combinational logic circuit in the background art, which provided the background teaching of Saldanha, and was a suggestion of the applicability of the Boolean static circuit, such as CMOS, into Saldanha in order to enhance the adaptability of Saldanha, and it could be readily achieved by predefining the static logic circuit of Serlet into Saldanha's configuration file with modified control parameters, such as the R/W port and the circuit type, so that specific Boolean static gates of Serlet could be recognized by Saldanha, and for doing so, provided a motivating.

8. As to the newly amended feature of instruction register, next operation address register and OR address register, examiner appreciates applicant's amendment. However, since no specific implementations of the instruction register, next operation address register and OR address register have been recited into the claim, they are read as instruction register and address registers in general. Therefore, these instruction register and address registers are read as any registers to hold instruction and address values. For example, the instruction register could be any instruction register, and the next operation address register could be the program counter. These

Art Unit: 2183

are all known in the art. The OR could be any logic address value. Therefore, examiner holds that it would have been obvious to one of ordinary skill in the art to recognize the use of the instruction register and the address registers in general. The question to be asked is : "What is so unique about instruction register, the next address register and the OR register ?" If so, no such features can be found in the claim.

9. As to amended claim 3, 9, Saldanha also taught the composite results of all AND computations in the evaluation of the Conjunctive Normal Form Boolean expression/operation were stored and represented by an a-bit AND register(see the evaluation of conjunctives AND result in fig.5, see also the OR conjunctives results in fig.5)

10. As to claims 4,5, Saldanha also had default and initialized to a default value (see "1" in fig.4).

11. As to claim 6, Saldanha also remained one on true result (see the AND B value of 1 in col.2, line 62, see the OR 1 value in col.2, line 63, see also figs.5,7).

12. As to claim 7, see short circuited AND "0" in figs.5,7).

13. As to claims 10, 11,12, Saldanha also included OR "zero" until the conjunct was "one" (see figs.5,7, see also the enable signal in fig.5).

14. As to claim 13, Saldanha also included conjunct evaluation to true if the OR register is set to a value other than the default and the OR conjunct register is set to value other than the default, and the processor short-circuits to the start of the

Art Unit: 2183

next conjunct (see the short circuited OR in col.7, lines 27-41, see the iterations for the next conjunct).

15. As to claim 14,15, Saldanha also included a decoder (see the AND , OR, and the branches jumps for the conditional jump in fig.7).

16. As to claim16, Saldanha also inputted in parallel (see input at 560 in fig.8, see also the background of encoding in col.1, lines 63-67) and outputted across a device bus either in series (see bus to 600) or parallel (see parallel inputs to (500).

17. As to claim 17, see RAM in fig.2.

18. As to claims 18,19, 20, a micro program and program counter not explicitly shown, but see the computer OS, and software in col.5, lines 40-52). No specific format of the micro program and program counter can be found in the claim, therefore, it is read as a micro program and a program counter in the computer in general. AS to the configuring of the program counter and the jump operations , no specific configuration of the program counter and the jump operations has been reflected into the claim, therefore, it is assumed to be a general configuration. Saldanha also taught many computer system type and configurations were suitable for use (see col.5, lines 54-56).

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

19. Claims 22-27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Saldanha et al. (5,682,519) in view of Serlet (4,792,909) as applied to claim 1, 21 above, and further in view of Gupta (6,385,757) .

20. As to claims 22,23,25, limitations of claims 1,21 have already discussed in paragraph above, therefore it will not be repeated herein. Saldanha did not specifically showed the instruction register, address register, nor the 3 bit operation code as claimed. However, Gupta disclosed a system including an instruction register , address register, and a variable length instruction (see col.44, lines 43-61, see also fig.14). It would have been obvious to one of ordinary skill in the art to use Gupta in Saldanha for including instruction register and the 3 bit operation code as claimed because the use of Gupta could provide Saldanha the ability to adapt to different instruction width based on the system requirement, and Saldanha did disclose that many computer system types and configuration were suitable for his system (se col.5, lines 54-57), which was an indication of the applicability of different system configurations, such as different numbered o of opcode width , into the system in order to provide the enhanced adaptability, and for doing so, provided a motivation.

21. As to claim 24, see the instruction sequencer for the memory address in col.10, lines 16-28 for the address register. See also the OR in Saldanha for the OR register.

22. As to claims 26,27, as to the single bit register, Gupta already taught a variable length register, therefore, a single bit, or any number of bit should be recognizable by one ordinary skill in the art for implementing the logic gate operations.

Art Unit: 2183

23. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

a) Mansfield , Jr. et al. (5,530,939) is cited for the background teaching of the minimized short circuited evaluation of the Boolean AND and OR (see col.5, lines 26-44);


b) Poirot (5,805,462) is cited for the teaching of the reduction of evaluation of the Boolean logic circuit (see col.5, lines 1-40, col.5, lines 25-60).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dan Pan whose telephone number is 703 305 9696, or the new number 571 272 4172. The examiner can normally be reached on M-F from 8:30 AM to 4:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chan, can be reached on 703 305 9712, or the new number 571 272 4162. The fax phone number for the organization where this application or proceeding is assigned is 703 306 5404.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DANIEL H. PAN
PRIMARY EXAMINER
CYCOP



Application/Control Number: 10/075,917

Page 10

Art Unit: 2183

21 Century Strategic Plan